Xilinx and MBITL Demonstrate Video-over-IP and IPTV Reference Design

Xilinx and MBITL demonstrated new reference design for IPTV and video-over-IP at International Broadcasting Convention. The new video-over-IP and IPTV reference design supports multiple channels in and out, bridging between DVB-ASI and Ethernet IP packets, and FEC (forward error correction) using the ProMPEG CoP3 (Code of Practice 3) and the ProMPEG CoP4 (Code of Practice 4) for compressed transport streams and uncompressed SDI video sources.  The IPTV and video-over-IP reference design is based on Xilinx Virtex-5 and Spartan-3 FPGAs. It is targeted to variety of video based applications such as video conferencing, surveillance, CCTV, wired and wireless IPTV, and  broadcasting applications…

Xilinx and MBITL will show an end-to-end broadcast chain from image capture to transmission using DVB-T and DVB-H modulation schemes originating in SSBT's MAGNUM software defined transmitter (using Xilinx Virtex-5 FPGAs). This MAGNUM transmitter is capable of loading different modulation schemes, thus allowing smooth transfer from analog to digital broadcasting or easy migration between digital standards…

More info: Xilinx Video-over-IP and IPTV Reference Design